Flip flop setup, hold & metastability explorer tool
-
Updated
Oct 28, 2022 - Jupyter Notebook
#
flip-flop
Here are 29 public repositories matching this topic...
Discover and create logic circuits
-
Updated
Feb 11, 2023 - JavaScript
Basic electrical simulation software with easy UI
simulation electronics circuit-simulator circuits circuit circuit-simulation digital-circuit digital-circuits flip-flop digital-electronics electronic-simulator electronic-simulation flip-flops electornics circuit-simulations digital-gates
-
Updated
Sep 28, 2025 - C++
Materials for the Computer Science course, Digital Design (Logic Circuits)
counter memory decoding karnaugh-map logic-gates boolean-algebra multiplexer adder shift-register registers digital-design digital-systems canonical-forms flip-flop combinational-logic sequential-logic number-systems subtractor logic-circuits programmable-logic
-
Updated
Apr 25, 2022 - C++
FuzzyNSGA-II-Algorithm (Fuzzy adaptive optimisation method)
genetic-algorithm power genetic-algorithms fuzzy-logic fuzzy-sets nsga-ii nsga2 mosfet-transistor flip-flop hspice mosfet non-dominated-solutions d-flipflop non-dominated-sorting flip-flops hspice-model non-dominating-sorting mosfets fuzzy-nsga-ii fnsga-ii
-
Updated
Jul 2, 2022 - MATLAB
Implementaciones para diseño de sistemas digitales, comenzando por Flip Flops, registros, autómatas (Máquinas de Moore y Máquinas de Mealy), memorias ROM y sensores de presencia, utilizando para cada uno de estos, distintos contadores (anillo, década, etc).
constants counter vhdl ipn galaxy galaxy-project registro contador moore-to-mealy digital-design mealy-machine escom flip-flop secuenciales moore-machine marquesina gal22v10 rom-memories
-
Updated
Jun 10, 2017 - VHDL
An eurorack logic module with several logic functions and a clock divider mode. Build around an arduino nano. So could be reprogrammed.
-
Updated
Dec 19, 2023 - C++
💻 Repositório para Disciplina EEL5105 - Circuitos e Técnicas Digitais - UFSC
language counter fsm register digital hardware clock timer machine vhdl circuits description sequential multiplexer techniques quartus flip-flop multisim latch combinational
-
Updated
Apr 3, 2020 - VHDL
Download my Redstone World: https://www.planetminecraft.com/project/redstone-circuits-6024948/
world ram binary memory clock cycle redstone ticks rom minecraft-resourcepack flip-flop half-adder latch combinational-circuit full-adder sequential-circuit full-subtractor half-subtractor
-
Updated
Aug 20, 2023 - Python
⏱️ A step-by-step Logisim Evolution guide for building a digital stopwatch – COS10004 Assignment 1 (2024).
buffer stopwatch assignment buffers logic-gates cos logic-circuit stopwatch-application flip-flop swinburne flip-flops 2024 cos10004
-
Updated
Apr 20, 2025
This GitHub repository contains coursework projects related to computer systems design. It includes various assignments and projects that cover topics such as digital logic design, computer architecture, and hardware description languages.
-
Updated
Jul 25, 2023 - VHDL
This MPLAB X Melody code example shows how to make an LED blink using the Configurable Custom Logic (CCL) found in the AVR® DB. The CCL is configured as a toggling J-K flip-flop. The toggling is a result of a timer event.
-
Updated
Jul 2, 2023 - C
porject from designing with VHDL course. Includes, FSM (finite state machine), next state logic,seven-segment-display-decode, full adder, flip flops, D_flip-flops, ripple carry adder, full adder, half adder, delay propagation
fsm delay vhdl finite-state-machine battleship fulladder battleship-game seven-segments-display flip-flop flip-flops ripple-carry-adder adder-subtractor next-state-logic delay-propogation
-
Updated
Dec 28, 2023
A 12-hour digital clock with AM/PM indicator built using fundamental digital logic. Implemented in both Proteus (D flip-flops) and on a physical breadboard (7490 counters), featuring a 1Hz 555 timer, 7-segment displays, and custom reset logic.
breadboard proteus flip-flop educational-project circuit-design digital-logic-design electronics-projects 7-segment-display
-
Updated
Jun 28, 2025
Embedded Systems Lab Work
-
Updated
Dec 18, 2020 - Verilog
Compilation of Verilog behavioral models and test benches for the four types of flip-flops (SR, JK, D, and T)
-
Updated
Dec 25, 2022 - Verilog
Testers for some non elementary integrated circuits: Adder 74283, D Flip-Flop 74174 & Counter 74193 written to be run from PSoC 4
-
Updated
Jan 17, 2022 - C
Improve this page
Add a description, image, and links to the flip-flop topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the flip-flop topic, visit your repo's landing page and select "manage topics."